{
 "generated": "2026-11-01",
 "node": {
  "id": "layer:chip-design-flow--11",
  "type": "Layer",
  "name": "流片后调试 / 良率分析",
  "slug": "chip-design-flow--11",
  "map": "chip-design-flow",
  "map_title": "芯片设计全流程",
  "num": 11,
  "step": "§ 11 / LAYER",
  "role": "这一层是设计侧AI和Fab侧AI的交界处。 中国厂商广立微在良率/WAT/缺陷分析这个细分上有真实的产线落地经验 ，2026年又多了一家背景更复杂的国产新势力；反观Synopsys/Cadence，2026年的AI投入重心明显转向了设计侧的agentic AI，良率分析这条产品线本身相对平静。",
  "n_cards": 4,
  "page": "/landscape/chip-design-flow/#layer-11",
  "degree": 0
 },
 "page": "https://xiaopingfeng.com/graph/e/layer/chip-design-flow--11/",
 "out": [],
 "in": [
  {
   "type": "placed_in",
   "sentence": "Semitronix出现在 Landscape 的「流片后调试 / 良率分析」",
   "direction": "in",
   "id": "org:semitronix",
   "name": "Semitronix（广立微）",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 11 层「流片后调试 / 良率分析」：卡片「广立微(Semitronix) INFINITY-AI」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-semitronix-infai"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Dongfang Jingyuan出现在 Landscape 的「流片后调试 / 良率分析」",
   "direction": "in",
   "id": "org:dongfang-jingyuan",
   "name": "Dongfang Jingyuan（东方晶源）",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 11 层「流片后调试 / 良率分析」：卡片「东方晶源 YieldBook + 电子束检测」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-dongfang-jingyuan-yieldbook"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Synopsys出现在 Landscape 的「流片后调试 / 良率分析」",
   "direction": "in",
   "id": "org:synopsys",
   "name": "Synopsys",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 11 层「流片后调试 / 良率分析」：卡片「Synopsys 制造分析」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-synopsys-mfg-analytics"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Cadence出现在 Landscape 的「流片后调试 / 良率分析」",
   "direction": "in",
   "id": "org:cadence",
   "name": "Cadence",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 11 层「流片后调试 / 良率分析」：卡片「Cadence Verisium(跨阶段复用)」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-cadence-verisium-postsilicon"
    }
   ]
  },
  {
   "type": "flows_to",
   "sentence": "总览图里的箭头：计算光刻 / 掩模制备 → 流片后调试 / 良率分析",
   "direction": "in",
   "id": "layer:chip-design-flow--10",
   "name": "计算光刻 / 掩模制备",
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」总览图：第 10 层指向第 11 层",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/"
    }
   ]
  }
 ]
}