{
 "generated": "2026-11-01",
 "node": {
  "id": "layer:chip-design-flow--4",
  "type": "Layer",
  "name": "功能验证与仿真",
  "slug": "chip-design-flow--4",
  "map": "chip-design-flow",
  "map_title": "芯片设计全流程",
  "num": 4,
  "step": "§ 04 / LAYER",
  "role": "Verisium的强项是多轮次大数据关联（PinDown的\"哪次代码提交导致了失败\"是独门能力），VSO.ai的强项是从RTL/激励推断覆盖率的闭环强化学习。 中国的芯华章是唯一一家把领域大模型和自研仿真器直接绑在一起的团队 。",
  "n_cards": 4,
  "page": "/landscape/chip-design-flow/#layer-4",
  "degree": 0
 },
 "page": "https://xiaopingfeng.com/graph/e/layer/chip-design-flow--4/",
 "out": [],
 "in": [
  {
   "type": "placed_in",
   "sentence": "Cadence出现在 Landscape 的「功能验证与仿真」",
   "direction": "in",
   "id": "org:cadence",
   "name": "Cadence",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 04 层「功能验证与仿真」：卡片「Cadence Verisium」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-cadence-verisium"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Synopsys出现在 Landscape 的「功能验证与仿真」",
   "direction": "in",
   "id": "org:synopsys",
   "name": "Synopsys",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 04 层「功能验证与仿真」：卡片「Synopsys VSO.ai」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-synopsys-vso"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Siemens出现在 Landscape 的「功能验证与仿真」",
   "direction": "in",
   "id": "org:siemens",
   "name": "Siemens（Siemens EDA）",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 04 层「功能验证与仿真」：卡片「Siemens Questa One Agentic Toolkit」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-siemens-questa"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "X-Epic出现在 Landscape 的「功能验证与仿真」",
   "direction": "in",
   "id": "org:x-epic",
   "name": "X-Epic（芯华章）",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 04 层「功能验证与仿真」：卡片「芯华章(X-Epic) GalaxSim + GalaxFV → Agentic EDA」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-xepic"
    }
   ]
  },
  {
   "type": "flows_to",
   "sentence": "总览图里的箭头：RTL设计 / 前端设计 → 功能验证与仿真",
   "direction": "in",
   "id": "layer:chip-design-flow--3",
   "name": "RTL设计 / 前端设计",
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」总览图：第 3 层指向第 4 层",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/"
    }
   ]
  }
 ]
}