{
 "generated": "2026-11-01",
 "node": {
  "id": "layer:chip-design-flow--7",
  "type": "Layer",
  "name": "时序收敛 / 静态时序分析",
  "slug": "chip-design-flow--7",
  "map": "chip-design-flow",
  "map_title": "芯片设计全流程",
  "num": 7,
  "step": "§ 07 / LAYER",
  "role": "这一层的头条数字多数是厂商口径（\"1万倍\"\"45%\"）， 相对可信的客户验证数字集中在Cadence Tempus ECO上 （Renesas、Marvell）；Synopsys把Ansys RedHawk-SC并入多物理场(IR/热感知)时序分析。",
  "n_cards": 3,
  "page": "/landscape/chip-design-flow/#layer-7",
  "degree": 0
 },
 "page": "https://xiaopingfeng.com/graph/e/layer/chip-design-flow--7/",
 "out": [],
 "in": [
  {
   "type": "placed_in",
   "sentence": "Synopsys出现在 Landscape 的「时序收敛 / 静态时序分析」",
   "direction": "in",
   "id": "org:synopsys",
   "name": "Synopsys",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 07 层「时序收敛 / 静态时序分析」：卡片「Synopsys PrimeShield」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-synopsys-primeshield"
    },
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 07 层「时序收敛 / 静态时序分析」：卡片「Synopsys PrimeClosure / PrimeECO」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-synopsys-primeclosure"
    }
   ]
  },
  {
   "type": "placed_in",
   "sentence": "Cadence出现在 Landscape 的「时序收敛 / 静态时序分析」",
   "direction": "in",
   "id": "org:cadence",
   "name": "Cadence",
   "reported": false,
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」第 07 层「时序收敛 / 静态时序分析」：卡片「Cadence Tempus + ECO」",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/#player-cadence-tempus"
    }
   ]
  },
  {
   "type": "flows_to",
   "sentence": "总览图里的箭头：物理设计 / 布局布线 → 时序收敛 / 静态时序分析",
   "direction": "in",
   "id": "layer:chip-design-flow--6",
   "name": "物理设计 / 布局布线",
   "status": "derived",
   "evidence": [
    {
     "kind": "own",
     "label": "本站页面",
     "text": "Landscape「芯片设计全流程」总览图：第 6 层指向第 7 层",
     "url": "https://xiaopingfeng.com/landscape/chip-design-flow/"
    }
   ]
  }
 ]
}